2012.x Vivado - "ERROR: [Common 17-39] 'launch_xsim' failed due to earlier errors"
Description
Solution
Linked Answer Records
Description
I have a design in the Vivado tool which I want to run a behavioral simulation with different parameters. For this task, I have created some simulation runs with different names as follows:
"sim1 model_PCIe"
"sim2"
"sim3(model_GTX)"
However, when I attempt to run the simulation, the following error appears:
"ERROR: [Common 17-39] 'launch_xsim' failed due to earlier errors"
Why does this occur?
Solution
This is a known issue that occurs in Vivado when a simulation run that contains blank or empty spaces in the name is executed.
In this case, for the run "sim1 model_PCIe"慧族
To avoid this problem, remove the spaces as follows: "前晌弊谨斗sim1_model_PCIe".
This issue is fixed in the Vivado 2013.1 tool.
首先手唤第一步,需要把想要观测的信号标记出来,即mark_debug,有两种mark_debug的方法,我用verilog写了一个简单的流毕手凯水灯程序,只有几行代码,如下:module main(
inputclk,
inputrst,
output reg [7:0] led
)
(*mark_debug = "薯颤true"*)reg [23:0] counter
always @(posedge clk) begin
if(rst) begin
counter <= 0
led <= 8'b00000001
欢迎分享,转载请注明来源:内存溢出
评论列表(0条)