引言 当为一个新设计的电信系统开发软件时，最棘手的任务莫过于实现基本的设备 *** 作。DS26528收发器的大量功能和多端口 *** 作使软件开发更趋复杂化。 为了方便初期系统开发，Dallas Semiconductor公司提供了C风格范例代码，它可以在T1或E1模式下初始化设备，软件开发人员只需针对所需的 *** 作修改代码，或编写与特定系统相关的功能。一旦代码编译完毕，即可载入系统进行测试与评估。
代码范例 图1中所示的范例代码在稍加修改之后就可以正确编译以供目标系统使用。'write(address,data)'和'wait(milliseconds)'两个函数调用过程与系统相关，因此需要根据所用的微处理器编写。该代码假定设备被映射到16位的本地总线(地址偏移0x0000)，并且设备的数据总线为8位。 对于其他情况，则需要修改代码或编写函数调用来解决。此段代码还包含某些寄存器的多种不同设置，从而为开发人员提供了时钟频率、线路编码等参数的多种选择。虽然包含了大量的基本功能，但该代码并不完备。当需要实现其他附加功能时，请参考数据资料。
/*
ConfiguraTIon Example For DS26528 running in E1 mode.
This Example assumes E1 operaTIon so the funcTIon call for T1 configuraTIon
has been commented out. Simply comment out the E1 configuration function
call and uncomment the T1 configuration function call for T1 operation.
This file follows C style conventions. However actual code for the function
calls listed below are implementation specific and need to be added:
Function Calls: write(address, data), wait(milliseconds)
The following comments only indicate some of the possible clock sources
that can be used for either E1 or T1 operation.
Master clock configuration can use multiples of n = 1, 2, 4, or 8
MCLK = Must be a n x 2.048 MHz signal for E1 Operation
MCLK = Must be a n x 1.544 or n x 2.048 MHz signal for T1 Operation
TCLK = Must be a 2.048 MHz Signal for E1 Operation
TCLK = Must be a 1.544 MHz signal for T1 Operation
*/
void initialization_main()
{
/* Global Initialization Begin */
/* The Global Transceiver Clock Control Register is important for proper */
/* device operation consult the data sheet for all possible configurations. */
write(0x00F3, 0x00); // GTCCR, E1 Mode MCLK-2.048, BPFS-2.048, BPREF-RCLK1
// write(0x00F3, 0x01); // GTCCR, E1 Mode MCLK-4.096, BPFS-2.048, BPREF-RCLK1
// write(0x00F3, 0x02); // GTCCR, E1 Mode MCLK-8.192, BPFS-2.048, BPREF-RCLK1
// write(0x00F3, 0x03); // GTCCR, E1 Mode MCLK-16.384, BPFS-2.048, BPREF-RCLK1
// write(0x00F3, 0x08); // GTCCR, T1 Mode MCLK-2.048, BPFS-1.544, BPREF-RCLK1
// write(0x00F3, 0x09); // GTCCR, T1 Mode MCLK-4.096, BPFS-1.544, BPREF-RCLK1
// write(0x00F3, 0x0A); // GTCCR, T1 Mode MCLK-8.192, BPFS-1.544, BPREF-RCLK1
// write(0x00F3, 0x0B); // GTCCR, T1 Mode MCLK-16.384, BPFS-1.544, BPREF-RCLK1
// write(0x00F3, 0x0C); // GTCCR, T1 Mode MCLK-1.544, BPFS-1.544, BPREF-RCLK1
// write(0x00F3, 0x0D); // GTCCR, T1 Mode MCLK-3.088, BPFS-1.544, BPREF-RCLK1
// write(0x00F3, 0x0E); // GTCCR, T1 Mode MCLK-6.176, BPFS-1.544, BPREF-RCLK1
// write(0x00F3, 0x0F); // GTCCR, T1 Mode MCLK-12.352, BPFS-1.544, BPREF-RCLK1
// write(0x00F3, 0x90); // GTCCR, E1 Mode MCLK-2.048, BPFS-2.048, BPREF-MCLK
// write(0x00F3, 0x88); // GTCCR, T1 Mode MCLK-2.048, BPFS-1.544, BPREF-MCLK
/* Wait 1 ms for clock to settle after configuration */
wait (1);
/* Configure global Framer multifunction pins, IBO, amd BPCLK. If IBO */
/* mode is enabled, the RIBOC and TIBOC Framer registers must also be */
/* configured on a per port basis instead of globally */
write(0x00F1, 0x00); // GFCR, Set IBO Disabled, RFL/RFS/BLK, BPCLK-2.048
// write(0x00F1, 0x10); // GFCR, Set IBO Disabled, RFL/RFS/BLK, BPCLK-4.096
// write(0x00F1, 0x20); // GFCR, Set IBO Disabled, RFL/RFS/BLK, BPCLK-8.192
// write(0x00F1, 0x30); // GFCR, Set IBO Disabled, RFL/RFS/BLK, BPCLK-16.384
// write(0x00F1, 0x50); // GFCR, Set IBO 2 Devices, RFL/RFS/BLK, BPCLK-4.096
// write(0x00F1, 0xA0); // GFCR, Set IBO 4 Devices, RFL/RFS/BLK, BPCLK-8.192
// write(0x00F1, 0xF0); // GFCR, Set IBO 8 Devices, RFL/RFS/BLK, BPCLK-16.384
/* Enable Bulk Write to reduce Framer, LIU, and Bert initialization time. */
write(0x00F0, 0x04); // GTCR1, Enable Global Bulk Write
/* Perform global LIU, Framer, and BERT software reset */
write(0x00F5, 0xFF); // GLSRR
write(0x00F6, 0xFF); // GFSRR
/* Wait 10 ms for reset to complete */
wait(10);
write(0x00F5, 0x00); // GLSRR
write(0x00F6, 0x00); // GFSRR
/* Perform individual Receive and Transmit Framer software reset. This */
/* is not needed when using the Global Reset functions above. */
// write(0x0080, 0x02); // RMMR
// write(0x0180, 0x02); // TMMR
/* wait 10 ms for reset to complete */
// wait (10);
// write(0x0080, 0x00); // RMMR
// write(0x0180, 0x00); // TMMR
/* Zero All Framer Registers */
index = 0x0000;
while(index < 0x00F0)
{
write(index, 0x00);
index++;
}
index = 0x0100;
while(index < 0x01F0)
{
write(index, 0x00);
index++;
}
/* Zero All LIU Registers */
index = 0x1000
while(index < 0x1020)
{
write(index, 0x00);
index++;
}
/* Zero All BERT Registers */
index = 0x1100;
while(index < 0x1110)
{
write(index, 0x00);
index++;
}
/* Disable Bulk Write at end of initialization */
write(0x00F0, 0x00); // GTCR1, Disable Global Bulk Write
/* Initialization Complete */
/* Configuration Begin */
e1_configure();
// t1_configure();
/* Configuration Complete */
}
void e1_configure()
{
/* E1 Initialization Begin */
/* This function assumes all ports are configured identically. Otherwise, */
/* remove the Global Bulk Write portion and rewrite the function to */
/* support individual port addressing and identification. */
/* Enable Bulk Write to reduce Framer and LIU configuration time. */
write(0x00F0, 0x04); // GTCR1, Enable Global Bulk Write
write(0x0080, 0x01); // RMMR, Set Receive Framer E1 Mode
write(0x0180, 0x01); // TMMR, Set Transmit Framer E1 Mode
write(0x0080, 0x81); // RMMR, Set Receive Framer E1 Mode and Framer Enable
write(0x0180, 0x81); // TMMR, Set Transmit Framer E1 Mode and Framer Enable
write(0x0081, 0x60); // RCR1, Set Receive E1 HDB3 (Basic Frame)
// write(0x0081, 0x68); // RCR1, Set Receive E1 HDB3, CRC4, and CCS (TS 16 Clear)
// write(0x0081, 0x48); // RCR1, Set Receive E1 HDB3, CRC4, and CAS
write(0x0084, 0x10); // RIOCR, Set RSYNC Frame Output, RSYSCLK-2.048 MHz
// write(0x0084, 0x11); // RIOCR, Set RSYNC CAS M-Frame Output, RSYSCLK-2.048 MHz
// write(0x0084, 0x13); // RIOCR, Set RSYNC CRC4 M-Frame Output, RSYSCLK-2.048 MHz
/* Note: In CCS mode, CAS can still be enabled through the SSIEx registers */
/* Note: All TCR1 E1 configurations have Si bit pass through enabled */
write(0x0181, 0x04); // TCR1, Set Transmit E1 HDB3 (Basic Frame)
// write(0x0181, 0x05); // TCR1, Set Transmit E1 HDB3, CRC4, and CCS (TS 16 Clear)
// write(0x0181, 0x45); // TCR1, Set Transmit E1 HDB3, CRC4, and CAS
write(0x0184, 0x10); // TIOCR, Set TSYNC Frame Input, TSYSCLK-2.048 MHz
// write(0x0184, 0x11); // TIOCR, Set TSYNC M-Frame Input, TSYSCLK-2.048 MHz
// write(0x0184, 0x14); // TIOCR, Set TSYNC Frame Output, TSYSCLK-2.048 MHz
// write(0x0184, 0x15); // TIOCR, Set TSYNC M-Frame Output, TSYSCLK-2.048 MHz
/* Set the TAF and TNAF registers in E1 Mode Only */
write(0x164, 0x1B);
write(0x165, 0x40);
/* Set the Transmit Signaling registers for E1 Mode */
write(0x0140, 0x0B); // Set CAS Multiframe Sync Header
index = 0x0141;
while(index < 0x0150)
{
write(index, 0xDD);
index++;
}
/* Set the Transmit Signaling Insertion Enable registers for E1 Mode */
// write(0x0118, 0xFF); // SSIE1, Enable Transmit Signaling for channels 1-8
// write(0x0119, 0xFF); // SSIE2, Enable Transmit Signaling for channels 9-16
// write(0x011A, 0xFF); // SSIE3, Enable Transmit Signaling for channels 17-24
// write(0x011B, 0xFF); // SSIE4, Enable Transmit Signaling for channels 18-32
/* Set Framer or Payload Loopback if necessary */
// write(0x0083, 0x01); // RCR3, Set Framer Loopback
// write(0x0083, 0x02); // RCR3, Set Payload Loopback
/* Complete all Framer register configuration before the next step */
write(0x0080, 0xC1); // RMMR, Set Receive Framer E1 Mode, Enable, and Init Done
write(0x0180, 0xC1); // TMMR, Set Transmit Framer E1 Mode, Enable, and Init Done
/* Configure LIU */
write(0x1000, 0x00); // LTRCR, E1 Mode, ITU G.775, and Receive JA @ 128 bits
// write(0x1000, 0x00); // LTRCR, E1 Mode, ETSI 300-233, and Receive JA @ 128 bits
write(0x1001, 0x00); // LTITSR, E1 Mode 75 ohm w/Transmit Z-Term
// write(0x1001, 0x31); // LTITSR, E1 Mode 120 ohm w/Transmit Z-Term
write(0x1007, 0x03); // LRISMR, E1 Mode 75 ohm Long Haul w/Receive Z-Match
// write(0x1007, 0x33); // LRISMR, E1 Mode 120 ohm Long Haul w/Receive Z-Match
// write(0x1007, 0x00); // LRISMR, E1 Mode 75 ohm Short Haul w/Receive Z-Match
// write(0x1007, 0x30); // LRISMR, E1 Mode 120 ohm Short Haul w/Receive Z-Match
write(0x1002, 0x01); // LMCR, Enable Transmit Outputs
// write(0x1002, 0x09); // LMCR, Enable Transmit Outputs and Remote Loopback
// write(0x1002, 0x11); // LMCR, Enable Transmit Outputs and Analog Loopback
// write(0x1002, 0x21); // LMCR, Enable Transmit Outputs and Local Loopback
/* Disable Bulk Write at end of configuration */
write(0x00F0, 0x00); // GTCR1, Disable Global Bulk Write
}
void t1_configure()
{
/* T1 Initilization Begin */
/* This function assumes all ports are configured identically. Otherwise, */
/* remove the Global Bulk Write portion and rewrite the function to */
/* support individual port addressing and identification. */
/* Enable Bulk Write to reduce Framer and LIU configuration time. */
write(0x00F0, 0x04); // GTCR1, Enable Global Bulk Write
write(0x0080, 0x00); // RMMR, Set Receive Framer T1 Mode
write(0x0180, 0x00); // TMMR, Set Transmit Framer T1 Mode
write(0x0080, 0x80); // RMMR, Set Receive Framer T1 Mode and Framer Enable
write(0x0180, 0x80); // TMMR, Set Transmit Framer T1 Mode and Framer Enable
write(0x0081, 0xC8); // RCR1, Set Receive T1 B8ZS, ESF, CRC6 Verify
// write(0x0081, 0xE8); // RCR1, Set Receive T1 B8ZS, D4, Ft & Fs Verify
// write(0x0081, 0xCC); // RCR1, Set Receive J1 B8ZS, ESF, J-CRC6 Verify
// write(0x0081, 0x68); // RCR1, Set Receive T1 B8ZS, SLC-96 (Also T1RCR2)
// write(0x0014, 0x10); // T1RCR2, Set Receive T1, SLC-96
write(0x0084, 0x10); // RIOCR, Set RSYNC Frame Output, RSYSCLK-2.048 MHz
// write(0x0084, 0x11); // RIOCR, Set RSYNC M-Frame Output, RSYSCLK-2.048 MHz
/* Note: All TCR1 T1/J1 configurations have SSIEx signaling control enabled */
write(0x0181, 0x14); // TCR1, Set Transmit T1 B8ZS
// write(0x0181, 0x94); // TCR1, Set Transmit J1 B8ZS, J-CRC6
write(0x0183, 0x00); // TCR3, Set Transmit ESF
// write(0x0183, 0x04); // TCR3, Set Transmit D4 or SLC-96 (Also TCR2)
// write(0x0182, 0x40); // TCR2, Set Transmit SLC-96
write(0x0184, 0x10); // TIOCR, Set TSYNC Frame Input, TSYSCLK-2.048 MHz
// write(0x0184, 0x11); // TIOCR, Set TSYNC M-Frame Input, TSYSCLK-2.048 MHz
// write(0x0184, 0x14); // TIOCR, Set TSYNC Frame Output, TSYSCLK-2.048 MHz
// write(0x0184, 0x15); // TIOCR, Set TSYNC M-Frame Output, TSYSCLK-2.048 MHz
/* Set the T1TFDL and T1TSLCx registers in T1 Mode Only */
write(0x162, 0x1C); // T1TFDL, Source D4 Mode Fs Bits
write(0x164, 0x00); // T1TSLC1, Source SLC-96 Mode C8-C1 Bits
write(0x165, 0x10); // T1TSLC2, Source SLC-96 Mode M2-M1, Sp, and C11-C9 Bits
write(0x166, 0x80); // T1TSLC3, Source SLC-96 Mode Sp, S4-S1, A2-A1, and M3 Bits
/* Set the Transmit Signaling registers for T1 Mode */
index = 0x0140;
while(index < 0x014C)
{
write(index, 0xDD);
index++;
}
/* Set the Transmit Signaling Insertion Enable registers for T1 Mode */
// write(0x0118, 0xFF); // SSIE1, Enable Transmit Signaling for channels 1-8
// write(0x0119, 0xFF); // SSIE2, Enable Transmit Signaling for channels 9-16
// write(0x011A, 0xFF); // SSIE3, Enable Transmit Signaling for channels 17-24
/* Configure Framer or Payload Loopback */
// write(0x0083, 0x01); // RCR3, Set Framer Loopback
// write(0x0083, 0x02); // RCR3, Set Payload Loopback
/* Complete all Framer register configuration before the next step */
write(0x0080, 0xC0); // RMMR, Set Receive Framer T1 Mode, Enable, and Init Done
write(0x0180, 0xC0); // TMMR, Set Transmit Framer T1 Mode, Enable, and Init Done
/* Configure LIU */
write(0x1000, 0x02); // LTRCR, T1/J1 Mode, ANSI T1.231, and Receive JA @ 128 bits
write(0x1001, 0x10); // LTITSR, T1 Mode 100 ohm 0dB CSU w/Transmit Z-Term
// write(0x1001, 0x20); // LTITSR, J1 Mode 110 ohm 0dB CSU w/Transmit Z-Term
write(0x1007, 0x13); // LRISMR, T1 Mode 100 ohm Long Haul w/Receive Z-Match
// write(0x1007, 0x23); // LRISMR, J1 Mode 110 ohm Long Haul w/Receive Z-Match
// write(0x1007, 0x10); // LRISMR, T1 Mode 100 ohm Short Haul w/Receive Z-Match
// write(0x1007, 0x20); // LRISMR, J1 Mode 110 ohm Short Haul w/Receive Z-Match
write(0x1002, 0x01); // LMCR, Enable Transmit Outputs
// write(0x1002, 0x09); // LMCR, Enable Transmit Outputs and Remote Loopback
// write(0x1002, 0x11); // LMCR, Enable Transmit Outputs and Analog Loopback
// write(0x1002, 0x21); // LMCR, Enable Transmit Outputs and Local Loopback
/* Disable Bulk Write at end of configuration */
write(0x00F0, 0x00); // GTCR1, Disable Global Bulk Write
}
欢迎分享，转载请注明来源：内存溢出
微信扫一扫
支付宝扫一扫
评论列表（0条）