DS2151, DS2153 Interfacing to

DS2151, DS2153 Interfacing to,第1张

Abstract: Interfacing between the Hitachi HD64570 and the DS2151 for T1 lines or the DS2153 for E1 lines.

DS2151, DS2153 Interfacing to,第2张

MCSI-0 and MCS-1 are in Bit Synchronous HDLC controller mode. MSCI-0 is used for B-Channel signaling while MCSI-1 is used for the FDL in T1 applicaTIons and Sa bits in E1 applicaTIons.

The DS2151, DS2153 is shown in a "loop TImed" configuraTIon. TCLK and TSYNC are derived from RCLK and RSYNC. The Elastic Stores are disabled. SYSCLK (not shown) should be connected to VSS. RCHBLK and TCHBLK are used to independently select portions (DSO's) of the transmit and receive PCM streams.

欢迎分享,转载请注明来源:内存溢出

原文地址: http://outofmemory.cn/dianzi/2513658.html

(0)
打赏 微信扫一扫 微信扫一扫 支付宝扫一扫 支付宝扫一扫
上一篇 2022-08-05
下一篇 2022-08-05

发表评论

登录后才能评论

评论列表(0条)

保存